

DT05 Rec'd PCT/PTO 18 FEB 2005

1

Description

Configuration for the digital-analog conversion of a high-frequency digital input signal into a carrier-frequency analog output signal

5

The invention relates to a configuration for the digital-analog conversion of a high-frequency digital input signal into a carrier-frequency analog output signal.

10 Architectures for the generation of a broadband, carrier-frequency output signal are known in which, in a low frequency range, a digital input signal is converted into an analog signal using a digital-analog converter, and then reconverted into the carrier-frequency output signal using one or more mixing stages.

15

Furthermore, digital-analog converter architectures are known in which a carrier-frequency output signal is generated from a high-frequency digital input signal without further frequency conversion. The carrier-frequency analog output signal in this case also has unwanted carrier frequencies in addition to a desired carrier frequency. These unwanted carrier frequencies can be caused, for example, by a less than perfect digital input signal or by various unwanted modulation mechanisms.

25 In the described architectures, cost-intensive filters with high quality or mixers with high linearity, which are always configured on the output end and which must be adjusted to a required carrier frequency range in each case, are necessary. These must be replaced, at great expense, if a change in carrier frequency range is
30 required.

The object of this invention is therefore to design a configuration for digital-analog conversion in such a way that it can be adjusted to various carrier frequency ranges without great cost.

35

The object of this invention is achieved by the features described in Claim 1. Advantageous further developments of the invention are specified in the subclaims.

5 The configuration for digital-analog conversion according to the invention has an integrated filter characteristic, thus eliminating the need for cost-intensive mixers or filters at the output end.

10 It consists of a plurality of D/A converters configured parallel to one another, whereby specific coefficients are assigned to each of the individual D/A converters. This enables the configuration to be ideally adjusted to a required carrier frequency range.

15 The configuration according to the invention can be adjusted to different carrier frequency ranges by modifying the clock frequency of the D/A converters accordingly.

According to the invention, it is particularly preferable for a FIR filter characteristic to be realized and/or integrated into the 20 configuration through the selection of the coefficients that are specifically assigned to the D/A converters and of the delay times that are specifically assigned to the delay elements. The consecutive coefficients correspond to a sampling of an impulse response from a filter that has a required filter characteristic. In 25 this way the carrier-frequency output signal has a higher spectral purity compared to a form implemented without filter characteristic.

The FIR filter characteristic integrated according to the invention is scalable using a clock frequency of a clock signal. This may be 30 derived from or identical to the clock frequency of the A/D converters. Since the clock frequency usually varies in proportion to the carrier frequency, the filter characteristic is automatically adjusted in this invention.

35 If there is a change in the required carrier frequency range, the

FIR filter characteristic is reset accordingly via the clock frequency. There is no replacement of hardware components.

If the accuracy and the number of the FIR filter coefficients correspond to the requirements of a new mobile radio standard, then it is possible to switch frequency range directly via the clock frequency, in which case software might be used to implement the switch.

The configuration according to the invention enables expenditure on filters to be considerably reduced, for any carrier frequency range, by prefiltering. Together with a corresponding power output stage, the elimination of the need for frequency-specific filtering at the transmitter end makes for high quality.

In particular, quantization noise formed by $\Sigma\Delta$ converters on the input signal can easily be suppressed by using the configuration according to the invention.

The filter function of the configuration according to the invention can be influenced by the signal form emitted by each D/A converter per datum or bit. By using a suitable signal form, such as - for example - multiple pulses, which consist of several pulses for each datum, the filter function can be improved selectively.

An exemplary embodiment of the invention is described in greater detail below with the help of diagrams, in which

FIG 1 is a block diagram of a configuration for digital-analog conversion according to the invention, and

FIG 2 shows, by way of comparison with FIG 1, an exemplary embodiment of a configuration for digital-analog conversion according to the invention.

FIG 1 shows a block diagram of a configuration for digital-analog conversion according to the invention.

A high-frequency digital input signal DE arrives at a delay device 5 VZ and at a converter device WD.

The delay device VZ has n delay elements VG1, VG2, VG3, ..., VGn, which are connected in a serially consecutive manner, and with a specific delay time $\tau_1, \tau_2, \tau_3, \dots, \tau_n$ being assigned to each of 10 them. Each individual delay element VG1 to VGn is connected on the output side to an output VA1, VA2, VA3, ..., VAn of the delay device VZ. Via each of these outputs VA1 to VAn, a delay signal VS1, VS2, VS3, ..., VSn, assigned thereto in each case and formed by the corresponding delay element VG1 to VGn, reaches an input WE1, WE2, 15 WE3, ..., WEn on the conversion device WD.

The conversion device WD has a total of $n+1$ D/A converters W0, W1, ..., Wn, which are arranged in parallel to one another.

20 A first D/A converter W0 receives the digital input signal DE, as the input signal, via an input WE0 on the conversion device WD. The other n D/A converters receive the delay signals VS1 to VSn, as input signals, via correspondingly assigned inputs WE1 to WEn.

25 A specific coefficient k_0, k_1, \dots, k_n is assigned to each of the individual $n+1$ D/A converters WE0 to WEn of the conversion device WD.

The individual D/A converters W0 to Wn are combined on the output 30 side, for example using n adding devices AE1, AE2, ..., AEn. Using the adding devices AE1 to AEn, $n+1$ output signals AS0, AS1, ..., ASN of the $n+1$ D/A converters are added together to form a carrier-frequency analog output signal AA.

35 It should be noted that the digital input signals DE and VS1 to VSn

are weighted, during the D/A conversion in the corresponding D/A converters W₀ to W_n, with the respectively assigned coefficients k₀ to k_n.

- 5 These coefficients k₀ to k_n of the D/A converters W₀ to W_n and the delay times τ₁ to τ_n of the delay elements V_{G1} to V_{Gn} are defined such that the configuration for digital-analog conversion according to the invention has a required FIR filter characteristic.
- 10 FIG 2, by way of comparison with FIG 1, shows an exemplary embodiment of a configuration for digital-analog conversion according to the invention.

15 The individual D/A converters W₀ to W_n are implemented as 1-bit D/A converters and the delay elements V_{G1} to V_{Gn} as D latches. Both the D/A converters W₀ to W_n and the delay elements V_{G1} to V_{Gn} are timed with a clock signal CLK.

20 The digital input signal DE is connected to the D input of a first D latch or of a first delay element V_{G1}. On the output side, the first delay element V_{G1} is connected via its Q output to a D input of the next delay element V_{G2}, etc.

25 Because of the clock signal CLK, the specific delay times τ₁ to τ_n assigned to the individual delay elements V_{G1} to V_{Gn} correspond, as illustrated here, to half of a clock period of the clock signal CLK, which is likewise applied to the D/A converters W₀ to W_n. Each individual delay element or D latch effects a delay of half of a clock period.

30 However, smaller sections of the clock period of the clock signal CLK may be used for the delay elements V_{G1} to V_{Gn}. This facilitates a more precise adjustment to an impulse response of a required filter characteristic. This in turn multiplies the Nyquist frequency 35 of the filter characteristic and suppresses the alias effect.

The coefficients k_0 to k_n assigned to the individual D/A converters W_0 to W_n are set with the help of reference current sources $k_i \cdot I_{ref}$ (in which $i=0$ to n), which determine the amplitude of the output
5 signals A_{S0} to A_{Sn} .

If negative factors are required in the coefficients k_0 to k_n in order to realize the FIR filter characteristic, then corresponding outputs are exchanged in the D/A converters affected.

10

This is shown, by way of example, for the coefficients k_2 and k_n . The connections for the outputs are exchanged in the corresponding D/A converters W_2 and W_n compared to the D/A converter W_1 (see detail D).

15

The output signals A_{S0} to A_{Sn} in the D/A converters W_0 to W_n are added together at the same time and form the analog output signal AA.

20

The high-frequency digital input signal DE can also be in the form of a broadband signal in this invention.